plotted on a semilog graph paper to draw a curve E(t) and its tangent El (t) as shown in Fig. 7 . Next, differences between the EI(t) and the curve E(t) at several points of t, E2(t), were plotted again to draw a curve E2(t) and its tangent. T1 and z2 were derived by the slopes of these tangents, excepting z3, because measured TEMF's are too weak to analyze. The results are shown in Fig. 8 .
To establish linearity and repeatibility of readings of phase meters, a statistically significant number of determinations is required, and a series of measurements should ideally be taken over the frequency range of interest. For such extensive measurements, a standard capable of providing rapid calibrations is necessary. For present-day highprecision phase meters, a standard should have an accuracy approaching 0.01°.
II. DESIGN OBJECTIVES The phase angle calibrator was planned as the first member of a family of calibration sources for use with automatic test equipment. The unit is designed in a modular form to permit future expansion, e.g., extension of the frequency range to 50 kHz, and addition of known amounts of harmonics to the test signal. For the phase meter calibration function, it is desired to produce a source of two sinewave signals that can be set to precisely known phase differences at frequencies up to 5 kHz with a resolution ofthe order of a few millidegrees and with an accuracy approaching 5 millidegrees at the low end of the frequency range. simplified block diagram of the system is shown in Fig. 1 . Data transfer from the low-speed to the high-speed processors is carried out asynchronously via the high-speed data bus. When the high-speed processor is not using the data bus, a hardware priority circuit allows data to be transferred from an I/O port of the low-speed processor to one of three 20-bit registers in the angle computation module.
A 20-bit wide arithmetic-logic unit (ALU) with internal registers serves as the accumulator for the calculation of the angular sampling intervals. The inputs to the ALU are derived from four external registers three of which normally contain the initial values for the reference channel, variable phase channel, and angular increment, while the fourth one stores temporary results from the ALU output. Thus three of these registers contain the input parameters entered via the keyboard and the low-speed processor as already mentioned.
Data are transferred from the ALU to the angle-to-sine conversion module and from there to the DAC's via the high-speed bus. At each stage, the data are latched in the input register of the module. The pipeline structure permits the ALU to calculate the next angular value while the previous angle is processed in the sine conversion module. During the same time period the DAC's translate the preceding pair of output values to their analog equivalents.
The arithmetic operations and the data flow are controlled by a sequencer (PROM controller), and instructions stored in a READ-ONLY memory (PROM). The instruction bus is 16 bits wide, and the appropriate instructions are decoded in each functional module.
The sequencer, ALU, and all data instruction registers are triggered by the high-speed system clock at a rate of 5 MHz, but some pulses are delayed to allow for settling of instruction and data bits. To synchronize the instruction sequence with the timing pulse (DAC strobe), the sequencer is kept in a wait loop until the timing pulse occurs. At the beginning of each cycle of the output waveform, the parameters that have been entered through the keyboard and stored in the external ALU registers, are transferred to the working registers inside the ALU. This serves two purposes; it provides a mechanism to change the phase difference or the Table I shows the effectiveness of these adjustments as well as the effectiveness of the filters.
The operational amplifiers provide an output of approximately 7-V rms, and the performance tests described were carried out at this voltage level. However, for general use of the phase calibration standard, it is planned to add highvoltage operational amplifiers to boost the output capability to 100-V rms.
VI. AUTO-ZERO CORRECTION
The amplifiers, in general, cannot be adjusted so that their differential phase shift remains near zero over a range of frequencies. However, at any particular frequency, the differential phase shift remains constant (over a reasonable time), and is independent of the phase angle setting of the standard. Therefore, if the phase angle offset is determined initially, it can be applied as a correction for subsequent phase angle calibration settings.
A circuit was developed to determine this correction and apply it automatically. A quadrature phase detector similar to that described by Marzetta [6] was modified so that it was insensitive to dc offsets in either signal. The phase detector is connected to the reference and variable phase channel so that its output voltage is zero when the reference and variable phase signals are in exact quadrature. It is sensitive to a shift of less than a millidegree and provides a dc output which is a cosine function of the phase difference. The dc output is digitized using a voltage-to-frequency (V/F) conversion module and a gated counter. Superimposed on the dc output of the phase detector is a ripple of twice the frequency of the sinusoidal signal from the calibrator. At higher frequencies, this is easily filtered, but around 10 Hz the necessary filter time constants would be excessively long. Fortunately, near balance the ripple is symmetrical, and its effect is compensated by triggering the gate of the counter for two equal periods, one starting at a positive zero crossing of the ripple component, and the other at the negative crossing.
The zero correction circuit operates by setting the phase standard to 900, digitizing the detector output, and transferring the resulting 12-bit correction to the low-speed microprocessor. The value obtained is combined with a similar measurement at 2700 (-90°) by finding the difference between the two. This procedure eliminates a possible error due to a dc offset in the detector output or in the digitizing circuit. To apply this correction to the ALU calculations, it is adjusted to a 20-bit twos-complement number which is added to a (software) correction register. The updated value of that register is then used to offset the initial value of the reference channel in the ALU. The process is repeated until the amount added to the correction register is negligibly small. At that point, the correction has attained its final value and is applied during subsequent operation of the phase standard in its calibrating mode.
VII. VERIFICATION OF PERFORMANCE
There is no simple method to verify the performance of a phase angle standard. A combination of theoretical analysis and various experimental techniques must be used to provide confidence in the predicted results, and while it is impossible, in practice, to test every output condition, results at certain key points can be indicative of the expected performance.
A. Theoretical Analysis Near the zero crossing of a sinewave a phase shift of0.0010 corresponds to a change in voltage of 17 ppm of peak value. For a 5-kHz signal with 64 sample points per cycle, the calculated value of the largest harmonic introduced by the sampling process is 1.54 percent of the fundamental, assuming an ideal DAC and distortionless amplifiers [2] . This harmonic is near the sampling frequency. The calculated response of a 4-pole Butterworth filter (half-power frequency 25 kHz) will reduce this harmonic amplitude to 0.6 ppm, well below the amplitude that would produce an Trans- former bridge circuit to measure 00 phase angle.
apparent phase shift of 0.0010. At lower frequencies where the number of samples per cycle is larger, the harmonic contribution is even smaller. This represents the performance of an idealized system, in practice errors introduced by various components will degrade the overall performance.
B. Angle-to-Sine Conversion Every output value of the digital conversion module was checked against a computer-generated result and agreement was found to be within + I ofa least significant bit. Since this test was run at 100 kHz, slower than the final operating speed, a few results were verified at rated speed using a logic analyzer. No discrepancy was detected.
C. 1800 Bridge Circuit
A circuit shown in Fig. 2 (a) using two matched resistors was used to establish the 1800 phase angle. A wave analyzer tuned to the output frequency served as a detector. A phase shift of 0.001°could easily be detected and the indications were extremely stable and repeatable. Results obtained with the resistors interchanged agreed to better than 0.001°. For comparison with the zero degree bridge circuit and the quadrature phase detector described below, the phase standard was set to a nominal phase angle of 180.000°and the output amplitudes of the two channels were adjusted for minimum deflection on the detector. The [6] to the one used for the auto-zero correction circuit, but without the dc offset compensation circuits, was used to check the phase standard Linearity of the phase standard was checked further by measuring the incremental linearity at 100 intervals using a different method. For this purpose an adjustable, uncalibrated phase shifter was connected in series with one of the outputs. The phase standard was set to the desired phase angle and the phase shifter was adjusted until a null reading was obtained on the 1800 bridge circuit (Fig. 2(b) ixed phase shift circuit (approximately 10) was then inserted in series, and the bridge circuit was rebalanced by resetting the phase standard via the keyboard. The differences in phase angle settings were recorded, and the deviations from the mean difference are plotted in Fig. 3, for three The use of a toroidal cross capacitor for the absolute measurement of loss angle had its origin in the discovery that thin uniform dielectric films on the electrode surfaces of certain types of cross capacitors result in loss angle contributions which are negligibly small. This initial work on dielectric film losses in cross capacitors was described in an earlier paper [1] .
The present paper summarizes the earlier work and goes on to consider additional sources of loss angle. Emphasis is on the evaluation of uncertainties associated with the assignment of a value of loss angle to the toroidal cross capacitor and subsequently to the other reference standards.
II. TOROIDAL CROSS CAPACITOR A cross section of the toroidal cross capacitor is shown to approximate scale in Fig. 1 . It is constructed of stainless steel with each of the main electrodes I, 0, T, and B supported by U.S. Government work not protected by U.S. copyright
